module portOut (
    input wire clk,
    input wire rst,
    input wire date_en,
    input wire [31:0] data_in,
    output reg port_idle,
    output reg sop,
    output reg eop,
    output reg [31:0] data_out
);


    
endmodule